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CIRCUIT PEDANTRY
ANDREAS BLASS AND YURI GUREVICH
Abstract. Boolean and quantum circuits have commonalities
and differences. To formalize the syntactical commonality we intro-
duce syntactic circuits where the gates are black boxes. Syntactic
circuits support various semantics. One semantics is provided by
Boolean circuits, another by quantum circuits. Quantum seman-
tics is a generalization of Boolean but, because of entanglement,
the generalization is not straightforward. We consider only unitary
quantum circuits here.
1. Introductory dialog
Q1: Tell me please what quantum circuits are exactly.
A2: Can’t you consult a textbook on quantum computations?
Q: What textbook? Maybe I am being silly or unlucky, but I looked up
many textbooks on quantum computations, including the standard text
[7]. Nobody seems to define quantum circuits carefully. Furthermore,
nobody seems to define reversible Boolean circuits carefully, at least in
the books that I got hold of [1, 4, 6, 8].
A: Four of our Michigan colleagues wrote a good paper on the synthesis
of reversible Boolean circuits [9]. They say that a gate is reversible if
“the (Boolean) function it computes is bijective” and that a reversible
Boolean circuit is “an acyclic combinational logic circuit in which all
gates are reversible, and are interconnected without fanout.”
Q: Hmm, I have never heard of combinational logic circuits.
A: The terminology seems to be used primarily in electrical engineer-
ing. But tell us more about what bothers you.
1Quisani, a former student of the second author
2The authors speaking one at a time
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Q: Presumably, quantum circuits constitute a straightforward gener-
alization of reversible Boolean circuits. But the generalization cannot
be too straightforward. A Boolean circuit, furnished with input, allows
you to assign Boolean values to each edge of the circuit. As a result it
is crystal clear that different ways to evaluate a given circuit on a given
input produce the same output. In the case of a quantum circuit with
input, you can assign values to edges but, as far as I can see, this isn’t
nearly as useful as in the Boolean case. Everybody seems to consider
it obvious that different ways to evaluate a given quantum circuit on
a given input produce the same output. This is probably true but it
needs a proof. Besides, what is the Boolean analog for measurements?
A: We hear you. It is all about circuit pedantry. But let’s forget
about measurements for the time being, so that our quantum circuits
are unitary in the sense that the transformation performed by any gate
is unitary.
Q: OK, I’ll bug you about measurements later. Give me a general plan
of circuit pedantry as you see it.
A: Boolean circuits and unitary quantum circuits have much in com-
mon, especially if you abstract from what transformations are assigned
to circuit gates. The graph-theoretical foundations are very similar. In
this connection, in §2, we introduce syntactic circuits. The definition of
syntactic circuits simplifies in the case of circuits underlying reversible
Boolean circuits and unitary quantum circuits; we call them balanced
circuits. Syntactic circuits support various semantics.
In §3 we look at the semantics of general Boolean circuits and the
simplified semantics of Boolean circuits which are balanced in the sense
that the underlying syntactic circuits are balanced. Reversible Boolean
circuits are special balanced Boolean circuits.
In §4 we look at the semantics of unitary quantum circuits. We’ll
verify that different evaluations of such a circuit on a given input indeed
produce the same result.
2. Syntactic circuits
In this section we define a syntactical notion of circuit. It is a graph-
ical structure involving gates which are treated as black boxes. The
Boolean semantics and quantum semantics of circuits will be defined
in subsequent sections.
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2.1. Definition.
Recall that a directed multigraph is a 4-tuple (V,E, Source,Target)
where V is a set of vertices, also called nodes, E is a set of edges, and
Source, Target are functions of type E → V which assign to each edge
its source and target nodes respectively. The multigraph is finite if V
and E are finite.
A (nonempty directed) walk in a multigraph is a nonempty se-
quence e1, e2, . . . , en of edges which connects nodes x0, x1, . . . xn so that
Source(ei) = xi−1 and Target(ei) = xi for every edge ei. We say that
this walk is a walk from x0 to xn, and that all the nodes x0, x1, . . . , xn
are involved in the walk. The walk is a path if all the nodes are dis-
tinct; it is a cycle if the nodes are distinct except that xn = x0. The
multigraph is acyclic if it has no cycles. In an acyclic multigraph, every
walk is a path.
Definition 1 (Syntactic circuits). A syntactic circuit or simply a cir-
cuit is a finite acyclic directed multigraph with no isolated nodes and
with some additional structure as follows.
• The nodes are classified as input nodes, output nodes, and gates.
• The input nodes are linearly ordered, and each of them has at
least one outgoing edge and no incoming edge. The edges from
input nodes are input edges.
• The output nodes are linearly ordered, and each of them has
exactly one incoming edge and no outgoing edge. The edges to
output nodes are output edges.
• Every gate has at least one incoming edge and at least one
outgoing edge. ⊳
We say that a node x1 of a circuit is earlier than another node x2 if
there is a path from x1 to x2. This relation is a (strict) partial order
because the circuit is acyclic.
The depth of a circuit is the maximum number of gates involved in
any path.
Q: Why do you insist on ordering the input and output nodes?
A: These orderings are used in computations. Because of these
orderings, the inputs and outputs of Boolean circuits are tuples
of Boolean values rather than indexed sets of Boolean values. In
a spirit of describing rather than prescribing how to work with
circuits, we employ the orderings. ⊳
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2.2. Balanced circuits.
Definition 2. A gate of a circuit is balanced if the number of incoming
edges equals the number of outgoing edge. That number is the arity
of the gate. ⊳
It is common to represent a balanced r-ary gate G by a diagram
G
with r incoming edges on the left and r outgoing edges on the right, so
that time flows left to right.
Definition 3. A circuit is balanced if
(1) all its gates are balanced, and
(2) the number of input nodes coincides with the number of output
nodes. ⊳
The number of input nodes is the width of a balanced circuit.
The diagram representation of balanced gates naturally extends to
balanced circuits. Here is a simple example [5] of a width-three circuit
G1
G2
G2
with two binary gates. Let us use this example to illustrate convenient
terminology that we will be using.
There are three horizontal strata of edges of the diagram. We follow
common terminology calling these strata timelines. (This terminology
is not intended to mean that some physical entity is propagating along
each line.) We number the timelines from top to bottom in diagrams.
Both gates G1 and G2 encounter timeline 1. G1 encounters timeline 2
but G2 doesn’t. G2 encounters timeline 3 but G1 doesn’t. We say that
a gate is active on the timelines it encounters. Thus gate G2 is active
on timelines 1 and 3.
Proposition 4. In any balanced circuit, the input nodes have exactly
one outgoing edge each.
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Proof. Consider a timeline diagram of a given circuit, and let w be the
width of the circuit. The key observation is that the number of time-
lines remains constant throughout the diagram because all the gates
are balanced. At end of the diagram, the timelines are represented by
output edges, so the number of timelines is w. If at least one input
node has two or more outgoing edges then the number of timelines
would be > w which is impossible. 
Remark 5. A bit more generally, in a circuit where all gates are bal-
anced the number of input edges equals the number of output edges
which equals the number of output nodes. Such a circuit is balanced if
and only if no input node fans out. ⊳
2.3. Composition theory.
In the rest of this section, by default, circuits are balanced.
Definition 6 (Composition). Let A1, A2 be disjoint circuits of the same
width w. The composition A1A2 is the circuit of width w constructed
from A1, A2 thus. At each one of the w strata, merge the output edge
of A1 and the input edge of A2 into one edge, removing the output
node of A1 and the input node of A2 in the process. ⊳
If A1, A2 are not disjoint, replace them with isomorphic copies that
are disjoint. The composite A1A2 is defined only up to isomorphism.
Composition of circuits is associative, so the composite A1A2 . . . AN is
defined for any N ≥ 2. For N = 1, we adopt the standard convention
that the composite of a single circuit is that circuit.
A gate set (i.e. a set of gates) X in a circuit is convex if every path
from an X gate to an X gate involves only X gates.
Definition 7 (Slice). Let X be a convex gate set of a circuit A. The
slice of A generated by X is a circuit of the width of A constructed
from A as follows.
(1) Remove all non-X gates as well as all edges e such that neither
Source(e) nor Target(e) belongs to X .
(2) On every timeline where someX gate is active, do the following.
If the input edge has been removed then attach the input node
to the unique sourceless edge on the timeline. If the output edge
has been removed then attach the output node to the unique
targetless edge on the timeline.
(3) On every timeline with no active X gates, restore the removed
input edge and, if the input edge isn’t also the output edge,
attach the output node to it. ⊳
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Q: Stage (3) looks artificial. Instead of restoring input edges, it
seems more natural to create fresh edges.
A: It is a bit artificial but for a reason. Notice that the slice
generated by X is completely determined by X , that is if A1
is the slice generated by X and so is A2 then A1 and A2 are
identical, not almost identical but completely identical.
Q: Is this important?
A: Not really, but it simplifies the exposition, and the price for
simplification is small. ⊳
A sequence X1, X2, . . . , Xn of gate sets of a circuit A is coherent if
it respects the relation “earlier” in the sense that i < j whenever some
node of Xi is earlier than some node of Xj. A sequence X1, X2, . . . , Xn
of gate sets of A is a coherent partition of the A gates if it is coherent
and if the sets X1, X2, . . . , Xn partition the gates of A.
Definition 8. A decomposition of a circuit A is a representation of A
as a composite A1A2 . . . An where
(1) every Ai is the slice of A generated by a convex subset Xi of
the gates of A,
(2) the sequence X1, X2, . . . , Xn is a coherent partition of the gates
of A. ⊳
Theorem 9. Let A be a balanced circuit.
(1) Any decomposition A1A2 · · ·An of A gives rise to a coherent
partition X1, X2, . . . , Xn of the A gates where each Xi comprises
the gates of Ai.
(2) Any coherent partition X1, X2, . . . , Xn of the A gates gives rise
to a decomposition
A = A1A2 · · ·An
where each factor Ai is the slice generated by Xi (and thus com-
pletely determined, not just up to isomorphism).
Proof. The first claim follows directly from the definition of decompo-
sition.
We prove the second claim by induction on n. The case n = 1 is
trivial. Suppose that n > 1. Then A is the composite A′An where
A′ is the slice of A generated by the convex gate set X1 ∪ X2 ∪ · · · ∪
Xn−1. By the induction hypothesis, A
′ = A1A2 · · ·An−1, and therefore
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A = A1A2 · · ·An. The definition of slice implies that the factors are
completely determined. 
A subset X of the gates of a circuit is an antichain if every two X
gates are incomparable, so that neither is earlier than the other. In
particular, antichains are convex. Notice that a slice is generated by a
nonempty antichain if and only if its depth is 1.
Corollary 10. Let A be a balanced circuit.
(1) Any decomposition A1A2 · · ·AT of A into depth-1 factors gives
rise to a coherent partition of the A gates into antichains X1,
X2, . . . , XT where each Xt is the gate set of At.
(2) Any coherent partition of the A gates into antichains X1, X2,
. . . , XT gives rise to a decomposition of A into depth-1 factors
A = A1A2 · · ·AT
where each factor At is the slice generated by Xt (and completely
determined). ⊳
The index T in Corollary 10 alludes to time as will become clear as
we discuss semantics in the next two sections.
Definition 11. For any circuit A, a coherent gate linearization is a lin-
ear ordering G1, G2, . . . , GN of all the gates which extends the relation
“earlier”, so that if Gi is earlier than Gj then i < j. ⊳
Corollary 12. Let A be a balanced circuit with N gates.
(1) Any decomposition A1A2 · · ·AN of A into one-gate factors gives
rise to a coherent gate linearization G1, G2, . . . , GN where each
Gi is the only gate of Ai.
(2) Any coherent gate linearization G1, G2, . . . , GN gives rise to a
decomposition into one-gate factors
A = A1A2 · · ·AN
where each factor Ai is the slice generated (and completely de-
termined) by Gi. ⊳
3. Boolean circuits
The syntax of Boolean circuits has been defined in the previous sec-
tion. In this section, we define the semantics.
The central role in Boolean semantics is played by the notion of bit.
For computational purposes, a bit is a variable with two possible values
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0 and 1. Alternatively, a bit can be viewed as a physical system which
can be in one of two possible states represented by 0 and 1. The first
point of view is common in computer science, the second is natural for
physics. For brevity, we call them logical and physical. In this section,
the logical point of view will be dominant. The physical point of view
is useful as well. In the next section, it will support the generalization
of Boolean semantics to quantum semantics.
3.1. Definition.
A Boolean function is a function of type {0, 1}m → {0, 1}n where
m,n are natural numbers. It transforms a state of an m-bit system to
a state of an n-bit system. For example, the functions
cNot(a, b) = (a, b+ a mod 2) and Swap(a, b) = (b, a)
are of type {0, 1}2 → {0, 1}2. Here are the standard graphical repre-
sentations
• ×
×
of cNot and Swap respectively. The function cNot is known as
controlled-not. The first argument (represented by the black dot) is
the control and the second (represented by the circle) is the target.
Definition 13. A Boolean circuit B is a syntactic circuit A together
with an assignment of the following to each gate G.
(1) A Boolean function β of type {0, 1}k → {0, 1}l where k, l are
the numbers of incoming and outgoing edges of G respectively.
(2) A one-to-one correspondence between the k incoming edges of
G and the k argument positions of β. The edge associated with
the i-th argument position is the i-th argument edge of G.
(3) A one-to-one correspondence between the l outgoing edges of
G and the l value positions of β. The edge associated with the
j-th value position is the j-th value edge of G. ⊳
3.2. Valuations.
Let B be a Boolean circuit with m input nodes. An input to B is an
assignment of Boolean values a1, . . . , am to the m input nodes in order.
The binary string a1 . . . am determines and can be identified with the
input.
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Definition 14. A valuation of B on a given input a1 . . . am is a
Boolean-valued function Val on the edges e of B such that
• if e emanates from the i-th input node then Val(e) = ai, and
• if e is the j-th value edge of a gate G assigned Boolean function
β and e1, e2, . . . are the 1st, 2nd, etc. argument edges of G, then
Val(e) is the j-th component of β
(
Val(e1),Val(e2), . . .
)
. ⊳
Theorem 15. There is a unique valuation of any given Boolean circuit
on any given input.
Proof. Construct the desired valuation, in a unique way, by induction
on the ordering “Source(e) is earlier than Source(e′)”. 
The function of B is the Boolean function
FunB(a1, . . . , am) = (b1, . . . , bn)
where b1, . . . , bn are the Boolean values assigned to the output edges
number 1, . . . , n respectively by the valuation of B on input a1 . . . am.
View a Boolean circuit B as a computing device that, given an input
binary string a¯, computes the unique valuation on the input and then
outputs FunB(a¯). That computation may be executed by one comput-
ing agent or several computing agents which collaborate in performing
the circuit computation. In either case, if gate G1 is earlier than gate
G2 then G1 must be fired, or executed, before G2 is fired. Incomparable
gates may be fired in either order or simultaneously.
We restrict attention to the case where circuit computations are per-
formed by one computing agent executing one step after another.
There may be different such sequential-time computations of a given
circuit on a given input. One of them is the eager computation:
until all gates are fired do
fire all of the earliest unfired gates.
In a general computation, only some of the earliest gates are fired at
step 1, only some of the earliest among the remaining gates are fired
at step 2, and so on.
Theorem 16. All computations of any given Boolean circuit on any
given input produce the same valuation and the same output.
Proof. Each computation of a given circuit B on a given input a¯ pro-
duces a valuation. All these valuations coincide because there is only
one valuation of B on a¯. It follows that all the outputs coincide. 
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3.3. Balanced Boolean circuits.
We turn attention to Boolean circuits whose underlying syntactic
circuits are balanced. We simplify the description of such Boolean
circuits by imposing a normalizing constraint on the correspondences
of incoming and outgoing edges of a gate to the argument and value
positions respectively of the Boolean function assigned to the gate.
Definition 17. A balanced Boolean circuit B is a balanced syntactic
circuit A together with an assignment of the following to each gate G.
(1) A Boolean function β of type {0, 1}r → {0, 1}r where r is the
arity of G.
(2) If G is active on timelines L1 < L2 < · · · < Lr then the in-
coming and outgoing edges of timeline Li are assigned to the
i-th argument position and the i-th value position of β, so that
they are the i-th argument edge and i-th value edge of G respec-
tively. ⊳
The simplification reflects common practice. It is not without a price.
One should pay attention to how the argument (resp. value) positions
of the assigned Boolean function are ordered. For example, one should
distinguish between these two versions of the cNot function:
•
•
Remark 18. This simplification exploits the linear ordering of timelines
on the timeline diagrams that we use to represent balanced syntactic
circuits. The incoming (resp. outgoing) edges of a gate inherit that
order. The general Boolean circuits can be similarly simplified if ap-
propriate linear orderings of the incoming (resp. outgoing) edges of
each gate are provided.
In the rest of this section, Boolean circuits are by default balanced.
Definition 19. The composition, also called the product, B1B2 . . . Bn
of Boolean circuits B1, B2, . . . , Bn with underlying syntactic circuits
A1, A2, . . . , An respectively is a Boolean circuit B whose underlying
syntactic circuit is the composition A1A2 . . . An. On the gates inherited
from Ai the gate assignment of B coincides with that of Bi. ⊳
As in the case of syntactic circuits, the composite circuit is defined
only up to isomorphism.
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The composition of Boolean functions of the same arity is defined as
usual:
(β2β1)(a¯) = β2(β1(a¯))
βn+1βn . . . β1 = βn+1(βn . . . β1)
Proposition 20. If a Boolean circuit B is the composite of Boolean
circuits B1, B2, . . . , Bn computing Boolean functions β1, . . . , βn respec-
tively then
FunB = βnβn−1 . . . β2β1
Proof. It suffices to prove the theorem for n = 2. But this case of the
theorem is a straightforward consequence of Definitions 6 and 19. 
Definition 21. A decomposition of a Boolean circuit B is a repre-
sentation of B as a composite B1B2 . . . Bn such that the composite
A1A2 . . . An of the underlying syntactic circuits is a decomposition of
the underlying syntactic circuit of B. ⊳
Notice that the factors Bi are completely determined by the under-
lying gate sets.
Definition 22. Let B be a balanced Boolean circuit.
• A Boolean circuit B′ is a slice of B if the underlying syntac-
tic circuit of B′ is a slice of A and the gate assignment of B
coincides with that of B′ on the B′ gates.
• A coherent gate linearization of B is that of the underlying syn-
tactic circuit of B, that is a linear extension of relation “earlier”
on the gates. ⊳
Theorem 23. Let B be a balanced Boolean circuit.
(1) Any decomposition B1B2 . . . Bn of B gives rise to a coherent
partition X1, X2, . . . , Xn of the B gates where each Xi comprises
the gates of Bi.
(2) Any coherent partition X1, X2, . . . , Xn of the B gates gives rise
to a decomposition
B = B1B2 . . . Bn
where each factor Bi is the slice of B generated by Xi (and
completely determined). ⊳
Proof. This is a straightforward consequence of Theorem 9 
Corollary 24. Let B be a balanced Boolean circuit.
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(1) Any decomposition B1B2 . . . BT of B into depth-1 factors gives
rise to a coherent partition of the B gates into antichains X1,
X2, . . . , XT where each Xt is the gate set of Bt.
(2) Any coherent partition of the B gates into antichains X1, X2,
. . . , XT gives rise to a decomposition into depth-1 factors
B = B1B2 . . . BT
where each factor Bt is the slice generated by Xt (and completely
determined). ⊳
Corollary 25. Let B be a balanced Boolean circuit with N gates.
(1) Any decomposition B1B2 . . . BN of B into one-gate factors gives
rise to a coherent gate linearization G1, G2, . . . , GN where each
Gi is the only gate of Bi.
(2) Any coherent gate linearization G1, G2, . . . , GN of the B gates
gives rise to a decomposition into one-gate factors
B = B1B2 . . . BN
where each factor Bi is the slice generated by Gi (and completely
determined). ⊳
Define the depth of a Boolean circuit B to be the depth of the under-
lying syntactic circuit A, that is the maximum number of gates involved
in any path.
Theorem 26. Let d be the depth of a balanced Boolean circuit B, and
consider computations of B on a given input.
(1) Any computation has at least d steps.
(2) The eager computation has exactly d steps.
(3) For some choices of B, there are non-eager d-step computations.
Proof.
(1) Since a gate cannot be fired until all the earlier gates have been
fired, the last gate involved in a longest path can not be fired
before step d.
(2) Obvious.
(3) Consider a coherent partition . . . , X2, X1 the B gates where X1
comprises the latest gates, and X2 comprises the latest among
the remaining gates, and so on. It gives rise to a d-step com-
putation which may be different from the eager computation.
(This computation procrastinates as much as possible subject
to finishing in d steps.) 
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3.4. Reversible Boolean circuits.
A function β of type {0, 1}m → {0, 1}n has a (two-sided) inverse if
and only if m = n and β is a permutation of {0, 1}n. The inverse β−1
is unique; it is the inverse of β in the permutation group of {0, 1}n.
For example the controlled-not function cNot(a, b) = (a, b+ a mod 2)
is its own inverse.
Definition 27. A Boolean function is reversible if it has a (two-sided)
inverse. A Boolean circuit B is reversible if its function FunB is re-
versible. ⊳
Lemma 28. The composite B = B1B2 . . . of Boolean circuits is re-
versible if and only if each factor Bi is reversible.
Proof. Let δ, β1, β2, . . . be the functions of circuits B,B1, B2, . . . , re-
spectively. We prove that δ is reversible if and only every βt is re-
versible. The “if ” implication is obvious.
The “only-if ” implication is proved by contrapositive. Suppose that
some βi is irreversible, and let j = min{i : βi is irreversible}, so that
βj(x) = βj(y) for some x 6= y. Let α, γ be the products of functions
{βi : i < j} and functions {βi : i > j}, respectively. Our choice of j
implies that α is reversible. Let x′ = α−1(x) and y′ = α−1(y). We have
x′ 6= y′ but
δ(x′) = γ(βj(x)) = γ(βj(y)) = δ(y
′)
so that δ is irreversible. 
Corollary 29. A Boolean circuit is reversible if and only if all its gates
are reversible.
Proof. Consider a circuit B with N gates and recall that the gates
are partially ordered by relation “earlier”. Choose a linear order
G1, G2, . . . , GN of the gates which respects relation “earlier”. By Corol-
lary 25, there is a decomposition B = B1B2 . . . BN where Bi is the slice
of B generated by Gi so that Bi is reversible if and only if Gi is re-
versible. Now apply Lemma 28. 
4. Quantum circuits
The syntax of quantum circuits is that of Boolean circuits and is
defined in §2. In this section, we define the semantics. However, we
impose an important constraint on the circuits under consideration.
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Proviso 30. We restrict attention to unitary quantum circuits, that is
quantum circuits where all gate operators are unitary. Below, quantum
circuits are by default unitary.
Q: In other words, a unitary circuit is a circuit without measure-
ments.
A: It is essentially so. But unitary operators can be seen as
degenerate single-outcome measurements. See for example the
general definition of quantum measurements in §2.2.3 of [7]. So,
more pedantically, a unitary circuit is a circuit where the only
measurements are degenerate ones. ⊳
4.1. Definition.
In a sense, quantum circuits generalize balanced Boolean circuits.
The role of a bit, as a physical system, is played by a qubit which is
a quantum system with state space C2 and a fixed orthonormal basis
{|0〉, |1〉}, known as the computational basis. The study of Boolean
circuits above, in §3, readily generalizes to the case where two-state
physical systems (bits) are replaced with d-state physical systems for
any fixed positive integer d. Similarly, the study of quantum circuits
below readily generalizes to the case where qubits are replaced with
qudits, with state space Cd, for any fixed positive integer d.
Because of entanglement, the Boolean-to-quantum generalization is
not straightforward. In particular, the idea of assigning values to the
edges of a given circuit is too simplistic for the quantum case.
Dealing with multi-qubit systems, we will always presume that
the qubits are distinguishable. The combined system of qubits
Q1, Q2, . . . , Qn will be denoted Q1×Q2×. . .×Qn. The state space of the
combined system is (C2)⊗n where (C2)1 = C2 and (C2)k+1 = (C2)k⊗C2.
Definition 31. A (unitary) quantum circuit C of width w is a balanced
syntactic circuit of width w together with the following assignments.
(1) Inputs 1, 2, . . . , w are assigned distinct qubits Q1, Q2, . . . , Qw in
order. These w qubits are the qubits of C, and the combined
system Q = Q1 ×Q2 × . . .×Qw is the physical system of C.
(2) Each gate G is assigned a unitary operator UG. If the arity of
G is r and G encounters timelines L1 < L2 < · · · < Lr, then
UG operates on (the state space of) the subsystem QL1 ×QL2 ×
. . .×QLr of Q. ⊳
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The intention is that C describes an evolution of its physical system
Q = Q1 ×Q2 × . . .×Qw.
The state space (C2)⊗w of Q has dimension 2w. Its orthonormal
computational basis comprises vectors
|x〉 = |x1〉 ⊗ |x2〉 ⊗ · · · ⊗ |xw〉
where x = (x1, x2, . . . , xw) ranges over the set {0, 1}w of binary strings
of length w. Every permutation β of {0, 1}w gives rise to a permutation
|x〉 7→ |β(x)〉 of the basis vectors of (C2)⊗w which, by linearity, extends
in a unique way to a unitary operator
∑
x∈{0,1}n
cx|x〉 7→
∑
x∈{0,1}n
cx|β(x)〉.
The resulting unitary operator often shares the name of the origi-
nal permutation. Thus we have unitary operators cNot and Swap on
(C2)⊗2.
Of course, unitary operators do not have to merely permute the basis
vectors. But, by linearity, any unitary operator is determined by its
action on the basis vectors. Here are two important unitary operators
on C2:
H|0〉 = |0〉+ |1〉√
2
, T |0〉 = |0〉
H|1〉 = |0〉 − |1〉√
2
, T |1〉 = eipi/4|1〉
The operator H is known as the Hadamard operator.
4.2. Combinatorics.
We interrupt our circuit exposition in order to prove an auxiliary
combinatorial result (which is probably known but we failed to find it
in the literature).
Call a linear order < on a poset (partially ordered set) S = (S,≺)
coherent if a < b whenever a ≺ b.
A linear order < on a finite set S can be transformed into any other
linear order <′ on S by adjacent transpositions. In other words, there
is a sequence <1, <2, . . . , <k of linear orders such that <1 is <, and
<k is <
′, and every <i+1 is obtained from <i by transposing one pair
of adjacent elements of <i. The question arises whether, if < and <
′
are coherent with a partial order ≺, the intermediate orders <i in the
transposition sequence can also be taken to be coherent with ≺. The
following theorem answers this question affirmatively.
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Theorem 32. Any coherent linear order on a finite poset S = (S,≺)
can be transformed into any other coherent linear order on S by adja-
cent transpositions with all intermediate orders being coherent.
Proof. Fix a finite poset (S,≺). We start with an observation that if
two elements u, v are ordered differently by two coherent linear orders
then u, v are incomparable by ≺. Indeed, if u, v were comparable then
one of the two linear orders would not be coherent.
Define the distance D(<,<′) between two coherent linear orders <
and <′ to be the number of (<,<′) differentiating pairs u, v such that
u < v but v <′ u. We claim that if D(<,<′) ≥ 1 then there is a
(<,<′) differentiating pair u, v such that u, v are adjacent in ordering
<. It suffices to prove that if u, v is a (<,<′) differentiating pair and
u < w < v then either u, w or w, v is a (<,<′) differentiating pair, so
that w <′ u or v <′ w. But this is obvious. If u <′ w <′ v then u <′ v
which is false.
We prove the theorem by induction on the distanceD(<,<′) between
two given coherent linear orders < and <′. If D(<,<′) = 0, the two
orders are identical and there is nothing to prove. Suppose D(<,<′) =
d ≥ 1.
By the claim above there exist u < v such that u, v are adjacent in <
but v <′ u. By the observation above, u, v are incomparable by ≺. Let
<′′ be the order obtained from < by transposing the adjacent elements
u and v. <′′ is coherent because u, v is the only (<,<′′) differentiating
pair and because u, v are incomparable by ≺.
It remains to prove that <′′ can be transformed into <′ by adjacent
transpositions with all intermediate linear orders respecting ≺. But
this follows from the induction hypothesis. Indeed, D(<′′, <′) = d− 1
because the (<′′, <′) differentiating pairs are the same as the (<,<′)
differentiating pairs, except for u, v. 
4.3. Quantum circuit computations.
Consider a quantum circuit C with physical system Q. Assume that
initially Q is in state |Ψ0〉. Computationally, |Ψ0〉 is an input of C.
We say that a C gate G is active at qubit Qi if G encounters timeline
Li. It will be convenient to view the unitary operator UG operating
on the whole system Q and not only on the subsystem formed by the
qubits where G is active at; UG works as the identity operator at every
qubit Qj where G is not active.
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If gates G1, G2, . . . , Gn of C form an antichain X then they are active
at disjoint sets of qubits and therefore the operators UG1 , UG2 , . . . , UGn
commute and can be executed in an arbitrary order or simultaneously;
their combined action is a unitary operator which will be denoted UX .
Any computation of C on the given input |Ψ0〉 works in sequential
time, step after step. At each step an antichain of gates is executed.
This determines a coherent partition of the C gates into antichains
X1, X2, . . . , XT where Xt comprises the gates executed at step t and T
is the number of steps. (This is why we chose the symbols t and T , as
allusions to “time”.) Any coherent antichain partition X1, X2, . . . , XT
of the C gates uniquely determines a computation of C on the given in-
put where UX1 , UX2 , . . . are executed in order; and so the computation
can be identified with the coherent antichain partition.
Any computation X1, X2, . . . , XT of C on the given input |Ψ0〉 de-
termines a sequence
|Ψ0〉, |Ψ1〉, . . . , |ΨT 〉
of states of Q where every |Ψt+1〉 = UXt+1 |Ψt〉, and |ΨT 〉 is the final
state and the output of the computation.
Theorem 33. For any quantum circuit C, any two computations of C
on any fixed input |Ψ0〉 produce the same output.
Proof. In this proof, a computation means a computation of C on input
|Ψ0〉. Two computations will be called equivalent if they produce the
same input. A computation will be called linear if a single gate is
executed at every step.
First we notice that every computation is equivalent to a linear com-
putation. For the sake of completeness, we provide a proof of this
claim. Define the linearity deficit D(X ) of a computation X to be the
number of gates executed at the same step of X as at least one other
gate. It suffices to show that every computation X with positive D(X )
is equivalent to a computation X ′ with D(X ′) < D(X ). To this end,
let X be a computation with D(X ) > 0 and X the first antichain in
X with at least two gates. Further, let G be any of the X gates and
Y = X−{G}. Split step X into two smaller steps: first execute G and
then all the Y gates, and let X ′ be the resulting computation. Clearly
D(X ′) < D(X ). Since X is an antichain, the unitary transformations
UG and UY commute, and therefore the product UY UG = UX . It follows
that X ′ is equivalent to X .
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It remains to prove that any two linear computations are equiva-
lent. Any linear computation X = (G1, G2, . . . , GN) constitutes a lin-
ear ordering that is coherent in the sense that it respects the relation
“earlier” on the gates. By Theorem 4.2, any coherent linearization can
be transformed to any other coherent linearization by adjacent trans-
positions with all intermediate orders being coherent. Accordingly it
suffices to prove linear computations X and X ′ are equivalent if X ′ is
obtained from X by one adjacent transposition. To prove that, let X ′
be obtained from X = (G1, G2, . . . , GN) by transposing gates Gi and
Gi+1. These two gates are incomparable. Indeed, if Gi were earlier
than Gi+1 then X ′ would be incoherent, and if Gi+1 were earlier than
Gi then X would be incoherent. It follows that the two gates are ac-
tive on disjoint sets of qubits of C. Therefore UGi and UGi+1 commute,
UGiUGi+1 = UGi+1UGi , and therefore the two linear computations are
equivalent. 
4.4. Generalizations.
Q: If I understood you correctly, the Boolean semantics of §3 eas-
ily generalizes from the standard 2-valued variables (bits) to d-valued
variables, for any fixed d. And quantum semantics easily generalizes
from qubits, with state space C2, to qudits, with state space Cd, for
any fixed d. I think I understand the generalizations. They require
no change of syntactic circuits. By the way, I found some papers that
actually use qudits with d > 2 [2, 3].
But why keep d fixed? Let d vary. In a classical (in contrast to
quantum) circuit, one input node could be 2-valued while another could
be 3-valued. A quantum gate might have a qubit-carrying incoming
edge and a qutrit-carrying one. The details seem easy to fix. Am I
missing something?
A: Reversibility imposes an important constraint. Consider a gate G
with k incoming edges of capacities a1, a2, . . . , ak and with l outgoing
edges of capacities b1, b2, . . . , bk. The constraint is
(1) a1a2 · · · ak = b1b2 · · · bl.
Q: Explain.
A: In the classical case, let β be the function assigned to G. In order for
β to be reversible, the domain and codomain of β should have exactly
the same number of elements. In other words, the number a1a2 · · · ak
of possible input tuples should be equal to the number b1b2 · · · bl of
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possible output tuples. Hence equation (1). When all the capacities
were just 2, this meant simply that k = l, as in our definition of
balanced circuits, the underlying syntactic circuits of reversible Boolean
circuits. But with general capacities, the equation (1) does not reduce
to k = l.
In the quantum case the situation is similar. Let U be the transfor-
mation assigned to G. The domain of U is Ca1 ⊗Ca2 ⊗ . . .Cak , and the
codomain of U is Cb1 ⊗ Cb2 ⊗ . . .Cbl. In order for U to be reversible,
the dimension a1a2 · · · ak of the domain and the dimension b1b2 · · · bl of
the codomain should be equal. Hence equation (1).
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